Logic Synthesis and Verification Algorithms
MIA KARTS BOOKS
Logic Synthesis and Verification Algorithms
Book Details
- Format
- Paperback
- Language
- English
- Condition
- Used
- ISBN-13
- 9780387310046
- ISBN-10
- 0387310045
Free U.S. shipping on all orders. International shipping is calculated at checkout.
ISBN: 0387310045
Author: Hachtel, Gary D.
Condition: Used
This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization. Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.
Have a question?

Logic Synthesis and Verification Algorithms

